Department
of Electrical and Computer Engineering Phone (850) 410-6220 Fax (850) 410-6479 Professor
Dr. Uwe Meyer-Baese email: |
|
|
|
News News
News News News News News
News News News News News
DSP
with FPGAs: Xilinx HDL
Manual 4/e ISBN 0-9755494-6-4 Download
free PDF here
45 VHDL and 44 Verilog Vivado projects from the DSP with FPGAs book 4/e
250
source files in the VHDL folder and 420 files in the Verilog folder
My Link-Tips:
My book home dsp4fpgas.htm
DSP
with FPGAs link list dsp4fpga.htm
Obfuscation in C, VHDL and Verilog tutorial o4.htm
C2H on DE2 tutorial C2HonDE2.htm
LISA RISC link list lisa.htm
CSE source cse.htm
CMAG source cmag.htm
My Faculty home page https://www.eng.famu.fsu.edu/ece/people/meyer-baese
My CCLI project page http://www.eng.fsu.edu/~umb
Springer Verlag order http://www.springer.com/engineering/signals/book/978-3-540-72612-8
Amazon book order http://www.amazon.com
VHDL LABORATORY new 2012
Lab
1: DSP with DE2 DE2_lab1.zip (19.984 KB) Lab1KeyUwe.sof (821.391 KB) |
Lab
2: Number Systems and Quantization DE2_lab2.zip (14.898 KB) lab2keyUwe.sof (821.396 KB) |
Lab
3: Signal + Systems |
||
Lab
4 M-Files lab4.pdf
(214.496 KB) fungen.m (1.089 KB) Lab4KeyUwe.sof
(821.391 KB) |
Lab
5 FIR filter DE2_pin_small.csv
(8.113 KB) f5direct.vhd
(1.873 KB) Lab5keyUwe.sof
(821.391 KB) |
Lab
6 IIR Filter Lab6KeyUwe.sof
(821.391 KB) setup_iir3.m
(0.487 KB) |
||
Lab7 DFT bf0.vhd (1.313 KB) bf1.vhd (1.521 KB) Lab7KeyUwe.sof (821.391 KB) fun4fft.m (1.083 KB) seg7_BAR.vhd (1.603 KB) |
Lab
8 Intellectual Property ug_fft.pdf
(1.045 MB) f5.dat (0.042
KB) lab8.pdf (151.678
KB) |
|
||
SIMULINK LABORATORY
Lab
Intr. to Simulink and DSP Builder |
Lab
2: Number Systems and Quantization |
Lab
3 Signal Flow Graphs |
Lab
4 M-Files |
Lab
5 FIR filter |
Lab
6 IIR Filter |
Lab7 DFT goertzel8.m (0.34 Kb) |
Lab
8 FFT |
|
SIMULINK LABORATORY
Lab
Intr. to Simulink and Xilinx System Generator |
Lab
2: Number Systems and Quantization |
Lab 3 Signal Flow Graphs |
Lab
4 M-Files |
Lab
5 FIR filter |
Lab
6 IIR Filter |
Lab7
DFT |
Lab
8 FFT |
|
Xilinx/Digilent Nexys demo:
Matlab file: Nexys_AD_DA.mdl
UCF file: Nexys.ucf
Prog. file: nexys_ad_da_clk_wrapper.bit
QuckTimeVideo: NexysDemo.MOV
Flash Video: NexysDemo.flv
Movie text: Nexys.html
Articulate demos:
Getting Started Quiz : quiz.html
PPT Sound Demo:
player.html
RELATED PUBLICATIONS*
Uwe Meyer-Baese, A. Vera, A. Meyer-Baese, M. Pattichis, R. Perry, “Discrete
Wavelet Transform FPGA Design using MatLab/Simulink,” Proc.
SPIE Int. Soc. Opt. Eng., April 2006, Vol. 6247, pp. 624703-1-10. Download PDF file here
U. Meyer-Baese, A. Vera, A. Meyer-Baese, M. Pattichis, R. Perry, “Smart Altera Firmware for DSP with FPGAs,” Proc. SPIE Int. Soc. Opt. Eng., April 2007, Vol. 6576, pp. 65760T-1-11 Download PDF file here
Uwe Meyer-Baese, A. Vera, A. Meyer-Baese, M. Pattichis, R. Perry, “DSP
with FPGAs: a Xilinx/Simulink-based course and laboratory,” Proc. SPIE Int. Soc. Opt. Eng., March 2008, Vol. 6979,
pp. Download
PDF file here
Presenter in bold
*Copyright 2006, 2007, 2008 Society of Photo-Optical Instrumentation Engineers. These papers were published in SPIE conference Proceedings and are made available as an electronic reprint (preprint) with permission of SPIE. One print or electronic copy may be made for personal use only. Systematic or multiple reproduction, distribution to multiple locations via electronic or other means, duplication of any material in this paper for a fee or for commercial purposes, or modification of the content of the paper are prohibited.
ACKNOLEGMENT: This
material is based upon work supported by the National Science Foundation under
Grant No. DUE-0442600." Products and company name used may be trademarks of their respective
owners. The authors would like to thanks Altera and Xilinx for the provided
hardware and software under the University programs. Any opinions, findings,
and conclusions or recommendations expressed in this webpage are those of the
authors and do not necessarily reflect the views of the sponsors.